

September 1983 Revised January 2005

MM74HC132 Quad 2-Input NAND Schmitt Trigger

General Description

The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- Typical propagation delay: 12 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 20 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at V_{CC}=4.5V

Ordering Code:


Order Number	Package Number	Package Description			
MM74HC132M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74HC132MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74HC132SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
MM74HC132MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
MM74HC132N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. (Tape and Reel not available in N14A.) Pb-Free package per JEDEC J-STD-020B.

Connection Diagram



Logic Diagram



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC})

DC Input or Output Voltage

(Note 2)

 $\begin{array}{ccc} (V_{IN}, \, V_{OUT}) \\ \\ \text{Operating Temperature Range} \, (T_{A}) & -40 & +125 & ^{\circ}C \end{array}$

Min

Max

6

 V_{CC}

Units

V

٧

Power Dissipation (P_D)

(Note 3) 600 mW S.O. Package only 500 mW

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Lead Temperature (T_L)

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

(Soldering 10 seconds) 260°C

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions		v _{cc}	T _A = 25°C		T _A = -40 to 85°C	T _A = -40 to 125°C	Units
Symbol	r ai ailietei	Conditions		*CC	Тур	Guaranteed Limits		Units	
V_{T+}	Positive Going	l N	Иin	2.0V		1.0	1.0	1.0	V
	Threshold Voltage			4.5V		2.0	2.0	2.0	V
				6.0V		3.0	3.0	3.0	V
		N	Иах	2.0V		1.5	1.5	1.5	V
				4.5V		3.15	3.15	3.15	V
				6.0V		4.2	4.2	4.2	V
V _{T-}	Negative Going	l N	Иin	2.0V		0.3	0.3	0.3	V
	Threshold Voltage			4.5V		0.9	0.9	0.9	V
			Ī	6.0V		1.2	1.2	1.2	V
		N	Иах	2.0V		1.0	1.0	1.0	V
			Ī	4.5V		2.2	2.2	2.2	V
				6.0V		3.0	3.0	3.0	V
V _H	Hysteresis Voltage	l N	V lin	2.0V		0.2	0.2	0.2	V
			Ī	4.5V		0.4	0.4	0.4	V
			Ī	6.0V		0.5	0.5	0.5	V
		N	Иах	2.0V		1.0	1.0	1.0	V
			Ī	4.5V		1.4	1.4	1.4	V
				6.0V		1.5	1.5	1.5	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}		2.0V	2.0	1.9	1.9	1.9	V
	Output Voltage	$ I_{OUT} \le 20 \mu A$		4.5V	4.5	4.4	4.4	4.4	V
		$V_{IN} = V_{IH}$ or V_{IL}		6.0V	6.0	5.9	5.9	5.9	V
		$ I_{OUT} \le 4.0 \text{ mA}$		4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT} \le 5.2 \text{ mA}$		6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}		2.0V	0	0.1	0.1	0.1	V
	Output Voltage	$ I_{OUT} \le 20 \mu A$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		4.5V	0	0.1	0.1	0.1	V
				6.0V	0	0.1	0.1	0.1	V
		$ I_{OUT} \le 4.0 \text{ mA}$		4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT} \le 5.2 \text{ mA}$		6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND		6.0V		±0.1	±1.0	±1.0	μА
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GNE	D	6.0V		2.0	20	40	μА
	Supply Current	$I_{OUT}=0~\mu A$							

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_f = t_f = 6$ ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay		12	20	ns


AC Electrical Characteristics

 $V_{CC} = 2.0 \text{V}$ to 6.0V, $C_L = 50 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)


Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		T _A = -40 to 85°C	T _A = -55 to 125°C	Units	
				Тур		Guaranteed L	imits	Units	
t _{PHL} , t _{PLH}	Maximum		2.0V	63	125	158	186	ns	
	Propagation Delay		4.5V	13	25	32	37	ns	
			6.0V	11	21	27	32	ns	
t _{TLH} , t _{THL}	Maximum Output		2.0V	30	75	95	110	ns	
	Rise and Fall Time		4.5V	8	15	19	22	ns	
			6.0V	7	13	16	19	ns	
C _{PD}	Power Dissipation	(per gate)		130				pF	
	Capacitance (Note 5)								
C _{IN}	Maximum Input Capacitance				5	10	10	pF	


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)











NOTES:

- A CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB-REF NOTE 6, DATED 7/93 B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $\frac{0.325 + 0.040 \\
-0.015}{(8.255 + 1.016) \\
-0.381)}$

www.fairchildsemi.com

N14A (REV F)